



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/672,131	09/27/2000	Gary S. Kitten	M-8847 US	7081

7590

03/31/2004

EXAMINER

LEE, CHRISTOPHER E

David L McCombs  
Haynes And Boone LLP  
901 Main Street  
Suite 3100  
Dallas, TX 75202-3789

ART UNIT

PAPER NUMBER

2112

DATE MAILED: 03/31/2004

17

Please find below and/or attached an Office communication concerning this application or proceeding.

SK

<b>Office Action Summary</b>	<b>Application No.</b>	<b>Applicant(s)</b>	
	09/672,131	KITTEN ET AL. <span style="float: right;">S</span>	
	<b>Examiner</b>	<b>Art Unit</b>	
	Christopher E. Lee	2112	

**-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --**

**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

1) ☒ Responsive to communication(s) filed on 26 February 2004.

2a) ☒ This action is **FINAL**.                      2b) ☐ This action is non-final.

3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

4) ☒ Claim(s) 1-3,6-10 and 13-15 is/are pending in the application.

4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.

5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.

6) ☒ Claim(s) 1-3,6-10 and 13-15 is/are rejected.

7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.

8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

9) ☐ The specification is objected to by the Examiner.

10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.

Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).

Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).

11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).

a) ☐ All    b) ☐ Some \* c) ☐ None of:

1. ☐ Certified copies of the priority documents have been received.

2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.

3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

1) <input type="checkbox"/> Notice of References Cited (PTO-892) 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date _____	4) <input type="checkbox"/> Interview Summary (PTO-413) Paper No(s)/Mail Date. _____ 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) 6) <input type="checkbox"/> Other: _____
--	--

**DETAILED ACTION**

***Receipt Acknowledgement***

1. Receipt is acknowledged of the Amendment filed on 26<sup>th</sup> of February 2004. Claims 1 and 8 have been amended; claims 5 and 12 have been canceled; and no claim has been newly added since the last Office Action was mailed on 28<sup>th</sup> of November 2003. Currently, claims 1-3, 6-10 and 13-15 are pending in this application.

***Claim Rejections - 35 USC § 112***

2. The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

3. Claims 1 and 8 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

4. The term "substantially" in claims 1 and 8 is a relative term which renders the claim indefinite. The term "substantially" is not defined by the claim, the specification does not provide a standard for ascertaining the requisite degree, and one of ordinary skill in the art would not be reasonably apprised of the scope of the invention. In this case, the Applicants recite the limitation "the transistor pulls the device coupled to the first and connector to a substantially zero voltage level when the device is coupled to the second connector" in the claims. However, the claims and the specification do not provide a standard for ascertaining the requisite degree (i.e., a range of zero voltage level), and thus one of ordinary skill in the art would not be reasonably apprised of the scope of the invention.

***Claim Rejections - 35 USC § 103***

5. The text of those sections of Title 35, U.S. Code not included in this action can be found in a prior Office action.

6. Claims 1-3 and 7 are rejected under 35 U.S.C. 103(a) as being unpatentable over Watanabe et al. [US 5,675,641 A; hereinafter Watanabe] in view of Fujii et al. [US 6,128,263 A; hereinafter Fujii] and Waller, Jr. [US 5,268,527; hereinafter Waller].

*Referring to claim 1*, Watanabe discloses an apparatus (i.e., circuit 200 of Fig. 2) comprising: a first audio (i.e., speaker 221 of Fig. 2) input/output connector (i.e., connection part between speaker and the amplified signal line); at least one second audio input/output connector (i.e., earphone jack 240 of Fig. 2); an audio controller (i.e., controller 250 of Fig. 2); a circuit (i.e., amplifier 222 of Fig. 2) coupling said first audio input/output connector to said audio controller (See speaker circuit 220 in Fig. 2); at least one circuit (i.e., earphone detector 228 of Fig. 2) coupling at least one second audio input/output connector (i.e., earphone jack 240 of Fig. 2) to said audio controller (See speaker circuit 220 in Fig. 2); and an audio I/O device (i.e., earphone) coupled to connect said first and second connectors (i.e., earphone is connected to the earphone jack 240 and the connection part between speaker 221 and the amplified 222 signal line in Fig. 2) to said audio controller (i.e., controller 250 of Fig. 2; See col. 3, lines 4-43).

Watanabe does not teach a transistor coupled to said first and second connectors and to ground; and said transistor pulls said device coupled to said first and connector to a substantially zero voltage level when said device is coupled to said second connector.

Fujii discloses a computer motherboard 100 (Fig. 7), wherein a transistor (i.e., n-channel FET 401 of Fig. 7) coupled to a first connector (i.e., line input of interface connector 260 in Fig. 7), a second connector (i.e., mute signal of interface connector 260 in Fig. 7) and to ground (i.e., to GND-system in Fig. 7); and said transistor pulls a device coupled to said first and connector to a substantially zero voltage level when said device is coupled to said second connector (See col. 16, lines 13-20; i.e., an n-channel FET 401 pulls a line output signal of CD-ROM drive 200 coupled to interface connector to a substantially zero voltage level (ground level) when said device is coupled to said mute signal connector of said interface connector during a mute period).

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to have substituted said transistor for a noise removal mechanism, as disclosed by Fujii, for a decoupling switch 227 of Fig. 2, as disclosed by Watanabe, for the advantage of replacing the mechanical contact of said device, which produces an electro-mechanical noise, with the transistor switch (i.e., FET switch), which does not produce said noise. This advantage is well-known as a common sense to one of ordinary skill in the art of electronics circuit design at the time the invention was made. Thus, said transistor (i.e., FET transistor) receives at its gate the second audio input/output detecting signal (i.e., mute signal) from said device (i.e., CPU) during said second audio input/output operation period (i.e., mute period), a high voltage is applied to said gate, and accordingly, an output of said first audio input/output signal (i.e., output driver 232 of Fig. 7; Fujii) goes to the ground level, thus said audio input/output signal to said first audio input/output connector (i.e., unwanted signal) is not output to said first audio input/output device (i.e., speaker) when said second audio input/output device is coupled (i.e., earphone is coupled to an earphone jack), which is disclosed by Fujii at col. 16, lines 13-2.

Watanabe, as modified by Fujii, does not teach a direct-current blocking cap including a filter circuit coupled with an inverting amplifier, wherein said device is coupled between said direct-current blocking cap and a primary audio input/output coupling.

Waller discloses a direct-current blocking cap (i.e., reactance simulation circuit 30 of Fig. 5; See col. 5, lines 36-39) including a filter circuit (i.e., bandpass filter circuit 50 of Fig. 5) coupled with an inverting amplifier (i.e., inverting amplifier 43 of Fig. 5), wherein a device (i.e., level control 20 of Fig. 5) is coupled between said direct-current blocking cap (i.e., reactance simulation circuit) and a primary audio input/output coupling (i.e., input terminal 11 and input buffer 10 in Fig. 5).

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to have included said direct-current blocking cap (i.e., reactance simulation circuit), as disclosed by Waller, in said apparatus, as disclosed by Watanabe, as modified by Fujii, for the advantage of providing

a fundamental resonance peak at approximately 85 Hz and also providing a rising high frequency level above 1KHz (See Waller, col. 4, line 68 through col. 5, line 3, and col. 5, lines 26-60).

However, in fact, the recitation in the claim “whereby the transistor pulls the device coupled to the first and connector to a substantially zero voltage level when the device is coupled to the second connector” has not been given patentable weight because it has been held that the functional “whereby” statement does not define any structure and accordingly cannot serve to distinguish. *In re Mason*, 114 USPQ 127, 44 CCPA 937 (1957).

Referring to claim 2, Fujii teaches said device (i.e., CD-ROM drive 200 of Fig. 7) electrically decoupling (See col. 17, lines 6-9) said first audio input/output connector (i.e., line input on interface connector 260 in Fig. 7) from said circuit (i.e., receiver 402 of Fig. 7) coupling said first audio input/output connector to said audio controller (i.e., audio controller 37 of Fig. 1) when an audio input/output device (i.e., CPU 220 of CD-ROM drive 200 of Fig. 7) is coupled to at least one second input/output connector (i.e., mute signal on interface connector 260 in Fig. 7) comprises a field effect transistor (i.e., n-channel FET 401 of Fig. 7) for localizing a grounding source (See Tr 401 and GND-system in Fig. 7) and mitigating noise (i.e., removing unwanted signal, viz., noise; See col. 16, lines 60-64).

Referring to claim 3, Watanabe, as modified by Fujii and Waller, teaches said transistor (i.e., n-channel FET switch 401 of Fig. 7; Fujii) comprises a drain, a source, and a gate (See Fujii, col. 16, lines 60-67), wherein said drain is coupled to said first audio input/output connector (i.e., line input on interface connector 260 is coupled to the drain of n-channel FET switch 401 in Fig. 7; Fujii), said source is coupled to ground (See Fujii, col. 16, lines 62-64), and said gate is coupled to at least one second audio input/output connector (See Fujii, col. 16, lines 64-67) such that current flows into said gate when an audio input/output device (i.e., earphone; Watanabe) is coupled to a second audio input/output connector (i.e., earphone jack 240 of Fig. 2; Watanabe) to which said gate is coupled (i.e., a mute signal input by the

drive unit is received at the gate of the FET switch anticipates said second audio input/output device detection (i.e., earphone detection signal) input by a detecting device (i.e., earphone detector) is received at the gate of said FET switch).

*Referring to claim 7*, Watanabe teaches said second audio input/output connector comprises a jack (i.e., earphone jack 240 of Fig. 2).

7. Claim 6 is rejected under 35 U.S.C. 103(a) as being unpatentable over Watanabe [US 5,675,641 A] in view of Fujii [US 6,128,263 A] and Waller [US 5,268,527 A] as applied to claims 1-3 and 7 above, and further in view of Fang et al. [US 6,050,854 A; hereinafter Fang].

*Referring to claim 6*, Watanabe, as modified by Fujii and Waller, discloses all the limitations of the claim 6 except that does not teach said first audio input/output connector comprises a jack. Fang discloses an audio connector (i.e., jack; See Fang, col. 1, lines 10-13) includes a shielding for preventing noise (See col. 1, lines 6-8).

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to have included said audio connector, as disclosed by Fang, in said apparatus for coupling between an audio device (e.g., speaker) to a circuit (e.g., amplifier), as disclosed by Watanabe, as modified by Fujii and Waller, so as to replace the speaker conveniently in case of being failed, and for the advantage of effectively suppressing EMI from affecting the function of audio, as well (See Fang, col. 1, lines 41-43).

8. Claims 8-10 and 15 are rejected under 35 U.S.C. 103(a) as being unpatentable over Keene [US 5,553,220 A] in view of Watanabe [US 5,675,641 A], Fujii [US 6,128,263 A] and Waller [US 5,268,527].

*Referring to claim 8*, Keene discloses a computer system (i.e., computer-based multimedia system in Fig. 2), comprising: a processor (i.e., host CPU 111 of Fig. 2); a memory (i.e., audio data buffer 215 of Fig. 2) coupled to said processor (See Fig. 5; i.e., said audio data buffer is coupled to said host CPU); an

audio controller (i.e., CODEC audio controller 201 of Fig. 2) coupled to said processor (See Fig. 5; i.e., said audio controller is coupled to said host CPU).

Keene does not expressly disclose a first audio input/output connector coupled to said audio controller; at least one second audio input/output connector coupled to said audio controller; and an audio I/O device coupled to connect said first and second connectors to said audio controller.

Watanabe teaches a dual mode speaker telephone (Fig. 2), wherein an apparatus (i.e., speaker circuit 220 of Fig. 2) comprising: a first audio (i.e., speaker 221 of Fig. 2) input/output connector (i.e., connection part between speaker and the amplified signal line) coupled to an audio controller (i.e., controller 250 and speaker circuit 220 in Fig. 2); at least one second audio input/output connector (i.e., earphone jack 240 of Fig. 2) coupled to said audio controller (See speaker circuit 220 in Fig. 2); and an audio I/O device (i.e., earphone) coupled to connect said first and second connectors (i.e., earphone is connected to the earphone jack 240 and the connection part between speaker 221 and the amplified 222 signal line in Fig. 2) to said audio controller (i.e., controller 250 of Fig. 2; See col. 3, lines 4-43)

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to have included said speaker circuit, as disclosed by Watanabe, in said apparatus, as disclosed by Keene, for the advantage of operating said audio device (i.e., microphone and speaker/headphone) capable of switching between half-duplex and full-duplex modes of operation (See Watanabe, col. 1, lines 52-62).

Keene, as modified by Watanabe, does not teach a transistor coupled to said first and second connectors and to ground; and said transistor pulls said device coupled to said first and connector to a substantially zero voltage level when said device is coupled to said second connector.

Fujii discloses a computer motherboard 100 (Fig. 7), wherein a transistor (i.e., n-channel FET 401 of Fig. 7) coupled to a first connector (i.e., line input of interface connector 260 in Fig. 7), a second connector (i.e., mute signal of interface connector 260 in Fig. 7) and to ground (i.e., to GND-system in Fig. 7); and



said transistor pulls a device coupled to said first and connector to a substantially zero voltage level when said device is coupled to said second connector (See col. 16, lines 13-20; i.e., an n-channel FET 401 pulls a line output signal of CD-ROM drive 200 coupled to interface connector to a substantially zero voltage level (ground level) when said device is coupled to said mute signal connector of said interface connector during a mute period).

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to have substituted said transistor for a noise removal mechanism, as disclosed by Fujii, for a decoupling switch 227 (See Watanabe, Fig. 2), as disclosed by Keene, as modified by Watanabe, for the advantage of replacing the mechanical contact of said device, which produces an electro-mechanical noise, with the transistor switch (i.e., FET switch), which does not produce said noise. This advantage is well-known as a common sense to one of ordinary skill in the art of electronics circuit design at the time the invention was made. Thus, said transistor (i.e., FET transistor) receives at its gate the second audio input/output detecting signal (i.e., mute signal) from said device (i.e., CPU) during said second audio input/output operation period (i.e., mute period), a high voltage is applied to said gate, and accordingly, an output of said first audio input/output signal (i.e., output driver 232 of Fig. 7; Fujii) goes to the ground level, thus said audio input/output signal to said first audio input/output connector (i.e., unwanted signal) is not output to said first audio input/output device (i.e., speaker) when said second audio input/output device is coupled (i.e., earphone is coupled to an earphone jack), which is disclosed by Fujii at col. 16, lines 13-2.

Keene, as modified by Watanabe and Fujii, does not teach a direct-current blocking cap including a filter circuit coupled with an inverting amplifier, wherein said device is coupled between said direct-current blocking cap and a primary audio input/output coupling.

Waller discloses a direct-current blocking cap (i.e., reactance simulation circuit 30 of Fig. 5; See col. 5, lines 36-39) including a filter circuit (i.e., bandpass filter circuit 50 of Fig. 5) coupled with an inverting

amplifier (i.e., inverting amplifier 43 of Fig. 5), wherein a device (i.e., level control 20 of Fig. 5) is coupled between said direct-current blocking cap (i.e., reactance simulation circuit) and a primary audio input/output coupling (i.e., input terminal 11 and input buffer 10 in Fig. 5).

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to have included said direct-current blocking cap (i.e., reactance simulation circuit), as disclosed by Waller, in said apparatus, as disclosed by Keene, as modified by Watanabe and Fujii, for the advantage of providing a fundamental resonance peak at approximately 85 Hz and also providing a rising high frequency level above 1KHz (See Waller, col. 4, line 68 through col. 5, line 3, and col. 5, lines 26-60). However, in fact, the recitation in the claim "whereby the transistor pulls the device coupled to the first and connector to a substantially zero voltage level when the device is coupled to the second connector" has not been given patentable weight because it has been held that the functional "whereby" statement does not define any structure and accordingly cannot serve to distinguish. *In re Mason*, 114 USPQ 127, 44 CCPA 937 (1957).

Referring to claim 9, Fujii teaches said device (i.e., CD-ROM drive 200 of Fig. 7) electrically decoupling (See col. 17, lines 6-9) said first audio input/output connector (i.e., line input on interface connector 260 in Fig. 7) from said circuit (i.e., receiver 402 of Fig. 7) coupling said first audio input/output connector to said audio controller (i.e., audio controller 37 of Fig. 1) when an audio input/output device (i.e., CPU 220 of CD-ROM drive 200 of Fig. 7) is coupled to at least one second input/output connector (i.e., mute signal on interface connector 260 in Fig. 7) comprises a field effect transistor (i.e., n-channel FET 401 of Fig. 7) for localizing a grounding source (See Tr 401 and GND-system in Fig. 7) and mitigating noise (i.e., removing unwanted signal, viz., noise; See col. 16, lines 60-64).

Referring to claim 10, Keene, as modified by Watanabe, Fujii and Waller, teaches said transistor (i.e., n-channel FET switch 401 of Fig. 7; Fujii) comprises a drain, a source, and a gate (See Fujii, col. 16,

lines 60-67), wherein said drain is coupled to said first audio input/output connector (i.e., line input on interface connector 260 is coupled to the drain of n-channel FET switch 401 in Fig. 7; Fujii), said source is coupled to ground (See Fujii, col. 16, lines 62-64), and said gate is coupled to at least one second audio input/output connector (See Fujii, col. 16, lines 64-67) such that current flows into said gate when an audio input/output device (i.e., earphone; Watanabe) is coupled to a second audio input/output connector (i.e., earphone jack 240 of Fig. 2; Watanabe) to which said gate is coupled (i.e., a mute signal input by the drive unit is received at the gate of the FET switch anticipates said second audio input/output device detection (i.e., earphone detection signal) input by a detecting device (i.e., earphone detector) is received at the gate of said FET switch).

*Referring to claim 15*, Watanabe teaches said second audio input/output connector comprises a jack (i.e., earphone jack 240 of Fig. 2).

9. Claims 13 and 14 are rejected under 35 U.S.C. 103(a) as being unpatentable over Keene [US 5,553,220 A] in view of Watanabe [US 5,675,641 A], Fujii [US 6,128,263 A] and Waller [US 5,268,527] as applied to claims 8-10 and 15 above, and further in view of Fang [US 6,050,854 A].

*Referring to claim 13*, Keene, as modified by Watanabe, Fujii and Waller, discloses all the limitations of the claim 13 except that does not teach said first audio input/output connector is a jack. Fang discloses an audio connector (i.e., jack; See Fang, col. 1, lines 10-13) includes a shielding for preventing noise (See col. 1, lines 6-8).

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to have included said audio connector, as disclosed by Fang, in said apparatus for coupling between an audio device (e.g., speaker) to a circuit (e.g., amplifier), as disclosed by Keene, as modified by Watanabe, Fujii and Waller, so as to replace the speaker conveniently in case of being failed, and for the advantage of effectively suppressing EMI from affecting the function of audio, as well (See Fang, col. 1, lines 41-43).

*Referring to claim 14*, Watanabe teaches said second audio input/output connector comprises a jack (i.e., earphone jack 240 of Fig. 2).

***Response to Arguments***

10. *In response to the Applicants' arguments with respect to* the amended claims 1 and 8 have been considered but are moot in view of the new ground(s) of rejection.

11. *In response to the Applicants' arguments with regard to* the Examiner's conclusion of obviousness for the 35 USC §103(a) rejection fails to establish a *prima facie* case of obviousness, the Examiner respectfully disagrees. In contrary to the Applicants' statement, all the rejections under 35 USC §103(a) in the prior and the instant Office Action established a *prima facie* case of obviousness meeting the three basic criteria of the M.P.E.P. 2143.03 (8<sup>th</sup> ed. 2001). Furthermore, the Examiner recognizes that obviousness can only be established by combining or modifying the teachings of the prior art to produce the claimed invention where there is some teaching, suggestion, or motivation to do so found either in the references themselves or in the knowledge generally available to one of ordinary skill in the art. See *In re Fine*, 837 F.2d 1071, 5 USPQ2d 1596 (Fed. Cir. 1988) and *In re Jones*, 958 F.2d 347, 21 USPQ2d 1941 (Fed. Cir. 1992). In this case, the Examiner has clearly pointed out rationale for appropriate combination of the references. Thus, the Applicants' argument on this point is not persuasive.

12. *In response to the Applicants' arguments with regard to* the Examiner's conclusion of obviousness is based upon improper hindsight reasoning, it must be recognized that any judgment on obviousness is in a sense necessarily a reconstruction based upon hindsight reasoning. But so long as it takes into account only knowledge which was within the level of ordinary skill at the time the claimed invention was made, and does not include knowledge gleaned only from the applicant's disclosure, such a reconstruction is proper. See *In re McLaughlin*, 443 F.2d 1392, 170 USPQ 209 (CCPA 1971). Thus, the Applicants' argument on this point is not persuasive.

***Conclusion***

13. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire **THREE MONTHS** from the mailing date of this action. In the event a first reply is filed within **TWO MONTHS** of the mailing date of this final action and the advisory action is not mailed until after the end of the **THREE-MONTH** shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than **SIX MONTHS** from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Christopher E. Lee whose telephone number is 703-305-5950. The examiner can normally be reached on 9:00am - 5:00pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mark H. Rinehart can be reached on 703-305-4815. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Application/Control Number: 09/672,131

Art Unit: 2112

Page 13

RCE Final Office Action

Christopher E. Lee  
Examiner  
Art Unit 2112

cel/



**Glenn A. Auve**  
**Primary Patent Examiner**  
**Technology Center 2100**